• bamboo@lemm.ee
      link
      fedilink
      arrow-up
      1
      ·
      1 year ago

      All else being equal, a complex decoding pipeline does reduce the efficiency of a processor. It’s likely not the most important aspect, but eventually there will be a point where it does become an issue once larger efficiency problems are addressed.

        • bamboo@lemm.ee
          link
          fedilink
          arrow-up
          1
          ·
          1 year ago

          Well, not exactly. You have to remove instructions at some point. That’s what Intel’s x86-S is supposed to be. You lose some backwards compatibility but they’re chosen to have the least impact on most users.

            • bamboo@lemm.ee
              link
              fedilink
              arrow-up
              1
              ·
              1 year ago

              Instruction decoding takes space and power. If there are fewer, smaller transistors dedicated to the task it will take less space and power.